%0 Journal Article
%T An Optimized S-Box Circuit Architecture for Low Power AES Design
%A Morioka, Sumio
%A Satoh, Akashi
%A ,
%J Neural Information Processing
%@ 0302-9743
%D 2003-01-01
%I Springer Berlin Heidelberg
%~ DeepDyve